

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/816,393	03/26/2001	Funitomo Matsuoka	205173US2S	7222
22850	7590 10/17/2003		EXAM	INER
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C.			TOLEDO, FERNANDO L	
	1940 DUKE STREET ALEXANDRIA, VA 22314		ART UNIT	PAPER NUMBER
			2823	

DATE MAILED: 10/17/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	09/816,393	MATSUOKA, FUNITOMO				
Office Action Summary	Examiner	Art Unit				
	Fernando Toledo	2823				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.  after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a rep  - If NO period for reply is specified above, the maximum statutory period  - Failure to reply within the set or extended period for reply will, by statut  - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).  Status	136(a). In no event, however, may a repolly within the statutory minimum of thirty will apply and will expire SIX (6) MONTH e, cause the application to become ABA	oly be timely filed (30) days will be considered timely. HS from the mailing date of this communication. NDONED (35 U.S.C. § 133).				
1) Responsive to communication(s) filed on <u>02</u>	October 2003 .					
2a)⊠ This action is <b>FINAL</b> . 2b)□ TI	his action is non-final.					
3) Since this application is in condition for allow closed in accordance with the practice under Disposition of Claims						
4) Claim(s) <u>1-3,5-10 and 12-18</u> is/are pending in	n the application.					
4a) Of the above claim(s) <u>14-18</u> is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-3,5-10,12 and 13</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/o	or election requirement.					
Application Papers						
9) The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>02 October 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Ex	xaminer.					
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a)⊠ All b)□ Some * c)□ None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.						
14) Acknowledgment is made of a claim for domes	tic priority under 35 U.S.C. §	119(e) (to a provisional application).				
a) The translation of the foreign language pr	ovisional application has be	en received.				
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of In	ummary (PTO-413) Paper No(s)  formal Patent Application (PTO-152) .				

#### **DETAILED ACTION**

### Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Admitted Prior Art (hereinafter AAPA) in view of Yu (U. S. patent 6,225,173 B1).

In re claim 1, AAPA discloses forming a dummy gate electrode on a semiconductor substrate having a predetermined length coincident with a length of a gate electrode to be formed (figure 1); with the dummy gate electrode used as a mask, forming one pair of first impurity diffusion layers in regions of the semiconductor substrate which are opposite to each other on opposite sides of the dummy gate electrode (figure 1); forming an insulating film on the semiconductor substrate in a way to bury the dummy gate electrode, while exposing an upper surface of the gate electrode (figure 4); removing the dummy gate electrode and forming a first trench in the insulating film having a width corresponding to at least the predetermined length of the dummy gate electrode (figure 4); lining the gate insulating film of the thickness along the inner surface of the second trench (figure 7); forming the gate electrode in the second trench with only the gate insulating film intervening therebetween (figure 8).

AAPA does not show, enlarging the width of the first trench and forming a second trench in the insulating film, which is greater in width than the width of the first trench.

Art Unit: 2823

However, Yu, in the U. S. patent 6,225,173 B1; figures 1-5 and related text, disclose enlarging the width of the first trench and forming a second trench in the insulating film, using an etchant having an etching selectivity between the insulating film and the semiconductor substrate (Column 4, Lines 49-52), which is greater in width than the width of the first trench (figures 4 and 5) to form an ultra-shallow source extension and an ultra-shallow drain extension (column 2).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to enlarge the width of the first trench and forming a second trench in the insulating film, which is greater in width than the width of the first trench, in the AAPA invention, because, as taught by Yu, it forms an ultra-shallow source extension and an ultra-shallow drain extension.

- 3. In re claim 2, AAPA discloses after forming the first impurity diffusion layers, forming a side wall insulating film on a side wall surface of the dummy gate electrode (figure 2); and with the dummy gate electrode and the side wall insulating film used as a mask, forming second impurity diffusion region layers having a deeper junction in the semiconductor substrate than the first impurity diffusion layers (figure 2).
- 4. In re claim 3, Yu discloses wherein the step of forming a second trench includes a step of performing an isotropic etching on the insulating film having the first trench formed therein (column 4).
- 5. In re claim 4, AAPA discloses the step of forming a gate insulating film includes a step of forming a gate insulating film in a manner to make the width of the second trench equal to, or greater than, that of the first trench (page 5).

Art Unit: 2823

6. In re claim 5, AAPA discloses wherein the step of forming the gate insulating layer includes a step of using an insulating material having a relative dielectric constant of above 5 (page 5).

- 7. In re claim 6, AAPA discloses wherein the step of forming a gate insulating film includes a step of using one selected from the group consisting of Ta<sub>2</sub>O<sub>5</sub>, silicon nitride, Al<sub>2</sub>O<sub>3</sub>, BaSrTiO<sub>3</sub>, Zr oxide, Hf oxide, Sc oxide, Y oxide and Ti oxide.
- In re claim 7, AAPA discloses forming a first insulating film on a semiconductor 8. substrate (figure 1); sequentially forming a first semiconductor film and a second insulating film on the first insulating film (figure 1); forming a resist pattern on the second insulating film (figure 1); with the resist pattern used as a mask, patterning the first semiconductor film and the second insulating film by an anisotropic etching to provide a stacked layer structure of the first semiconductor film and the second insulating film on the semiconductor substrate having a predetermined width coincident with a length of a gate electrode to be formed (figure 1); with the stacked layer structure used as a mask, ion-implanting an impurity in the semiconductor substrate to provide first impurity diffusion layers for a source and a drain (figure 1); forming a third insulating film over the semiconductor structure to bury the stacked layer structure (figure 4); etching back the third film to expose an upper surface of the stacked layer structure (figure 4); with the third insulating film used as a mask, removing the stacked layer structure to form a trench in the third insulating film (figure 4); depositing a fourth insulating film along an inner surface of the trench (figure 7); forming a conductive layer on and in contact with the fourth insulating film to form the gate electrode of a length coincident with the predetermined width (figure 8).

Art Unit: 2823

33. 1

AAPA does not show, enlarging the width of the first trench and forming a second trench in the insulating film, which is greater in width than the width of the first trench.

However, Yu, in the U. S. patent 6,225,173 B1; figures 1-5 and related text, disclose enlarging the width of the first trench and forming a second trench in the insulating film using an etchant having an etching selectivity between the insulating film and the semiconductor substrate (Column 4, Lines 49-52), which is greater in width than the width of the first trench (figures 4 and 5) to form an ultra-shallow source extension and an ultra-shallow drain extension (column 2).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to enlarge the width of the first trench and forming a second trench in the insulating film, which is greater in width than the width of the first trench, in the AAPA invention, because, as taught by Yu, it forms an ultra-shallow source extension and an ultra-shallow drain extension.

- 9. In re claim 8, AAPA discloses after providing the first impurity diffusion layers, forming a sidewall insulating film on a sidewall of the stacked layer structure (figure 2); with the sidewall insulating film and the stacked layer structure used as a mask, forming second impurity diffusion layers having a deeper junction in the semiconductor substrate than the first diffusion layers (figure 2).
- 10. In re claim 9, AAPA in view of Yu does not teach wherein the step of enlarging the width of the trench includes a step of using, as the isotropic etching, an etching treatment including HF and NH<sub>4</sub>F.

However, it would have been obvious to one having ordinary skill in the art at the time the invention was made to use in the isotropic etching to enlarge the width of the trench an etching treatment including HF and NH<sub>4</sub>F since it has been held to be within the general skill of a worker in the art to select a known material on the base of its suitability, for its intended use involves only ordinary skill in the art. *In re Leshin*, 125 USPQ 416.

- 11. In re claim 10, AAPA discloses depositing a fourth insulating film by a CVD or a sputtering method (page 5).
- 12. In re claim 11, AAPA discloses wherein the step of depositing a fourth insulating film includes a step of forming the fourth insulating film to make the width of the trench after forming the fourth insulating film equal to, or greater than, that of the first trench (page 6).
- 13. In re claim 12, AAPA discloses wherein the step of forming the gate insulating layer includes a step of using an insulating material having a relative dielectric constant of above 5 (page 5).
- 14. In re claim 13, AAPA discloses wherein the step of forming a gate insulating film includes a step of using one selected from the group consisting of Ta<sub>2</sub>O<sub>5</sub>, silicon nitride, Al<sub>2</sub>O<sub>3</sub>, BaSrTiO<sub>3</sub>, Zr oxide, Hf oxide, Sc oxide, Y oxide and Ti oxide.

## Response to Arguments

15. Applicant's arguments filed October 2, 2003 have been fully considered but they are not persuasive for the following reasons.

Art Unit: 2823

16. Applicant has sufficiently amended the claims to overcome the 35 U.S.C. §112, first paragraph. Applicant's amendment is now fully supported by the specification of the application; hence the rejection of 35 U.S.C. §112, first paragraph has been withdrawn.

17. Applicant contests that Yu does not teach using an etchant having an etching selectivity between the insulating film and the semiconductor substrate.

Examiner respectfully submits that Yu does teach the aforementioned limitation. Yu discloses the following: "[o]xide 35 can be removed by a wet chemical etching process selective to oxide to reach the top surface 43 of substrate 14. Additionally, etching of oxide 35 removes spacers 42 associated with gate structure 18 (Column 2, Lines 49 - 52)."

Therefore, Yu reads over the disclosed claims.

#### Conclusion

18. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

Art Unit: 2823

however, will the statutory period for reply expire later than SIX MONTHS from the date of this

final action.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Fernando Toledo whose telephone number is 703-305-0567. The

examiner can normally be reached on Mon-Fri 8am to 4pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Olik Chaudhuri can be reached on 703-306-2794. The fax phone number for the

organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is 703-308-0956.

George Fourson
Primary Examiner
Art Unit 2823

FToledo

į

Page 8